Abstract-Performance degradation of integrated circuits due to aging effects, such as Negative Bias Temperature Instability (NBTI), is becoming a great concern for current and future CMOS technology. In this paper, we propose two monitoring and masking approaches that detect late transitions due to NBTI degradation in the combinational part of critical data paths and guarantee the correctness of the provided output data by adapting the clock frequency. Compared to recently proposed alternative solutions, one of our approaches (denoted as Low Area and Power (LAP) approach) requires lower area overhead and lower, or comparable, power consumption, while exhibiting the same impact on system performance, while the other proposed approach (denoted as High Performance (HP) approach) allows us to reduce the impact on system performance, at the cost of some increase in area and power consumption.
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INTRODUCTION
T HE design of reliable circuits is becoming increasingly challenging with scaled CMOS technologies. Aggressive scaling of oxide thickness has led to large vertical electric fields in MOSFET devices, making oxide breakdown a critical issue. The high field may also lead to significant threshold voltage shift over time induced by Negative-Bias Temperature-Instability (NBTI), thus creating additional uncertainty in the device behavior [1] .
NBTI is recognized as the primary parametric failure mechanism in modern ICs [2] . It is characterized by a positive shift in the absolute value of the pMOS transistor threshold voltage, mainly due to the creation of positively charged interface traps, when the transistor is biased in strong inversion [1] , [3] . As a consequence, the absolute threshold voltage can increase by more than 50 mV over 10 years [4] , resulting in more than 20 percent circuit performance degradation [5] . In case of data paths, such a threshold voltage increase may lead to a late transition of a flip-flop (FF) input signal. If such a transition violates the flip-flop setup and hold time, an incorrect value is sampled and provided as output of the data path, possibly compromising the system correct operation. Although such a condition may occur for any data path, it is more likely to take place in case of critical data paths, which are therefore considered when developing approaches to minimize its occurrence likelihood [6] , [7] .
A straightforward approach to fulfill this purpose is to increase the clock period by a time interval (usually referred to as guardband [2] ) equal to the expected worst case NBTI performance degradation over the chip lifetime [2] . However, this would introduce an excessive time margin since from the beginning of circuit operation, with a consequent high, and unnecessary negative impact on system performance [2] . As an alternative approach, a smaller time guardband could be adopted together with a proper circuit failure prediction scheme that is able to monitor circuit performance degradation throughout the chip lifetime, to then adapt the clock period according to its provided verdict [2] , [4] . Compared to the above-mentioned worst case scenario, this latter implies a lower impact on system performance.
More in details, the system will start operating with a small guardband equal to the performance degradation expected for the first weeks of system operation (e.g., 2 weeks [4] , or 8 weeks [2] ), and aging sensors will be deployed at the outputs of properly selected data paths. Then, should any aging sensor detect the occurrence of a late transition during a predefined guardband, the clock period will be increased by a proper time interval in order to avoid that incorrect data are sampled. This approach can be successfully adopted to allow the system to continue working correctly, at the cost of some performance degradation [1] , [8] , [4] . In this regard, it should be considered that, since electrical stress on transistors can largely vary for different areas of the chip due to the different transistor workload, NBTI performance degradation will not uniformly affect the chip. Therefore, several aging sensors should be deployed throughout the chip, typically at the input of flip-flops of each critical data path, thus making the low cost of such sensors a relevant issue.
Several aging sensors have been proposed so far to monitor NBTI degradation (e.g., those in [9] , [10] , [11] , [12] , [4] , [8] , [7] , [13] , [14] ). In [10] , [11] , [12] , the sensors are implemented by ring-oscillators allowing to identify performance degradation by monitoring possible changes in their oscillation frequency. They feature high measurement accuracy, but require considerable area overhead. In [9] , the effects of NBTI are monitored by sensing a leakage current reduction using I DDQ testing, thus suffering from well-known limitations of I DDQ testing for future technologies [15] . In [14] , the sensors measure the performance degradation intentionally induced on a pMOS transistor, which is stressed with a predefined stress signal. Then, the data from the sensors are fitted to a Gaussian distribution to predict the maximum threshold voltage variations for all devices of the core. This solution requires low area and power (LAP) overheads, but it does not measure the actual circuit degradation associated with the actual circuit workload. In [4] , [7] , [13] , it has been proposed to monitor NBTI by detecting, through proper sensors, NBTI-induced late transitions of signals at the outputs of critical data paths. The sensors proposed in [4] , [7] are signal stability checkers, enabled during a proper guardband. The sensor in [13] is a transition detection circuit connected to the inputs of some flip-flops within a data path, and is designed to detect delay faults during circuit operation. However, if this sensor is enabled by the same control signal as in the sensors in [4] , [7] , it may be employed to monitor the effects of NBTI. Finally, sensors comparing the speed of a stressed inverter to that of a nonstressed one have been presented in [8] , in order to measure the effect of NBTI. Although the sensors in [4] , [8] , [7] , [13] exhibit a power consumption and an area overhead lower than those of previously published sensors, their required area and power may be nonnegligible when a large amount of such aging sensors have to be deployed throughout the chip.
Based on these considerations, in this paper we propose two novel monitoring and masking approaches that detect late transitions due to NBTI degradation in the combinational part of critical data paths and guarantee the correctness of the provided output data by adapting the clock frequency. Particularly, our first proposed monitoring and masking approach, denoted as LAP, exploits the idea presented in [16] to transform late signal transitions into code/noncodewords for delay and transient fault detection. As introduced in [17] , such an approach can be exploited to monitor also performance degradation induced by NBTI. The outputs of the combinational part of critical data paths are checked during a proper guardband, and an alarm message is produced in case of occurrence of late transitions due to NBTI during such a guardband. We will show that our proposed monitoring scheme continues to detect correctly late transitions even if it is itself affected by NBTI degradation. Upon the generation of the alarm message, a clock frequency adaptation (reduction) phase is activated, in order to guarantee the correctness of the data produced at the outputs of the monitored critical data paths, despite the occurrence of NBTI performance degradation. Compared to the previous low cost NBTI monitors in [4] , [8] , [7] , [13] , our LAP approach exhibits lower area and lower or comparable power consumption, while implying the same impact on system performance.
Our second proposed monitoring and masking approach, denoted as High Performance (HP), is based on a new, different implementation of NBTI monitors, which allows to overwrite the possibly produced incorrect data at the output of the monitored flip-flops, thus guaranteeing the correctness of the data produced at their outputs. Our HP approach allows us to run the chip at its maximum clock frequency in its early period of life, thus reducing the impact on system performance, at the cost of small increase in area overhead and power consumption, compared to our LAP approach. Therefore, for a given application, the optimal approach between the two proposed ones can be identified based on area and power budget, as well as on impact on performance constraints.
The rest of this paper is organized as follows: In Section 2, we introduce the basic idea behind our proposed monitoring and masking approaches. In Sections 3 and 4, we present our LAP and HP monitoring and masking approaches, respectively. For both approaches, we show some results of the electrical simulations performed to analyze their behavior, and we prove that they continue to detect NBTI degradation even when they are themselves affected by the same aging mechanism. In Section 5, we evaluate the costs of our proposed LAP and HP schemes and compare them to those of alternative solutions. Finally, some conclusions are drawn in Section 6.
CONSIDERED SYSTEM SCENARIO AND BASIC IDEA
Let us consider a generic critical data path as shown in Fig. 1 . The block C i denotes a combinational circuit, whose worst case propagation delay is denoted by t pd . FF i1 and FF i2 are the input and output flip-flops. They present a setup time equal to t set , and their outputs reach a final stable value after a time t pcq from the CK rising (sampling) edge. For the circuit correct operation, the output of C i ðS i Þ must reach its final stable value before the setup time of FF i2 . The clock period T CK is given by
where t mar represents a time margin to account for possible parameter variations inducing a speed decrease of the data path.
In case of NBTI degradation, the performance of C i can degrade over time, resulting in late transitions of its outputs, possibly no longer satisfying the FF i2 setup time constraints. Therefore, incorrect data may be sampled by such flip-flops, possibly compromising the system correct operation. To guarantee that such conditions do not occur, despite NBTI degradation, we propose two detecting and masking approaches, both capable of: 1) detecting late transitions of S i during a proper monitoring interval ðT M;i Þ; 2) enabling a system level masking procedure, based on infield adaptive clock period increase, to guarantee that only correct data are provided by the output flip-flops of critical data paths. Our proposed approaches differ in the required area and power costs, as well as in their impact on system performance. They will be hereafter referred to as LAP and HP approaches. They are described in details in the following sections:
PROPOSED LOW AREA AND POWER APPROACH
The proposed LAP approach consists of two following phases: 1) a monitoring phase, during which the data paths are monitored by a proper scheme capable of detecting late transitions of signals S i ði ¼ 1::nÞ due to NBTI and producing an alarm indication if this occurs; 2) a recovery phase, during which adaptive clock period adjustment is activated to mask possible errors. These two phases are implemented as described in the following sections.
LAP Monitoring Phase
We monitor the inputs of FFs at the output of critical data paths as represented in Fig. 2 . Each signal S i is monitored during a proper time interval T M;i . In order to avoid that a late transition of S i results in an incorrect sampling, T M;i must be larger than the flip-flop setup time t set;i . Particularly, it is
where Át GB;i is a guardband to be chosen based on estimation of the NBTI degradation in the first 2 weeks [4] , or 8 weeks [2] of chip lifetime. For simplicity, we assume that all flip-flops have the same setup time t set . Similarly, we consider the same guardband, denoted as Át GB , for all monitored S i . Thus, also the monitoring interval T M;i is the same for all flip-flops, and will be denoted by T M . To enable our monitoring scheme only during the predetermined monitoring interval T M , we generate a time window control signal (TWC) which is asserted only during T M . This yields our monitoring scheme to be immune to signal glitching originated in logic blocks. In fact, as shown in Fig. 2 , T M is a time interval which, by design, starts after the time margin t mar that is included in the clock cycle T CK to allow that critical timing paths of logic blocks can reach, even in presence of process parameter variations, their final stable value before the setup time of the sampling flip-flops. Fig. 3 shows the internal block structure of the proposed LAP monitoring scheme.
Each monitored signal S i ði ¼ 1::nÞ is connected to a Transition Detector, giving on its outputs O i1 ; O i2 ði ¼ 1::nÞ an alarm indication in case of S i late transitions. Namely, if a late transition of S i occurs during T M , the respective detector produces a non two-rail codeword ðO i1 O i2 ¼ 00 or 11Þ, while it produces a two-rail codeword ðO 1i O 2i ¼ 10 or 01Þ otherwise. The outputs produced by n transition detectors are gathered by the Error Indicator (EI) block. This implies an area overhead also due to the required routing, similarly to the alternative solutions in [4] , [8] , [7] , [13] . If at least one of the detectors generates an alarm message ðO i1 O i2 ¼ 00 or 11Þ, EI will produce an alarm indication on its outputs Z 1 and Z 2 (i.e., Z 1 Z 2 ¼ 00 or 11) which will be maintained till the assertion of the reset signal Res. The number n of detectors distributed through the chip is given by the number of critical data paths in the chip, as shown in [6] . However, such a number is generally limited by the chip available area.
Transition Detector
The internal structure of our proposed transition detector is shown in Fig. 4 . Starting from the monitored signal S i , by means of a proper inverting delay block (e.g., a simple inverter), the detector generates an additional signal C i that, together with S i , provides a word belonging to the two-rail code ðO 1 O 2 ¼ 10 or 01Þ, if S i is stable while TWC ¼ 1, while it gives a two-rail noncodeword ðO 1 O 2 ¼ 00 or 11Þ, if late transitions of S i occur when TWC ¼ 1.
Instead, when TWC ¼ 0, the switching of S i is allowed, and the transfer gates disconnect C i and S i from the detector outputs O 1 and O 2 , respectively, which maintain the previous indication.
Let us analyze in more details the behavior of our transition detector when TWC ¼ 1. During this time interval ðT M Þ, the transfer gates are conductive, and O 1 and O 2 are connected to C i and S i , respectively. In this case, two conditions may occur, depending on whether the monitored signal is stable, or presents a late transition. In the first case, the logic values (01) or (10) , which are present at the inputs of the transfer gates after the latter legal signal transition (occurring when TWC ¼ 0), are given to ðO 1 O 2 Þ when TWC switches from 0 to 1. Instead, in the second case, a (00) or (11) configuration is produced on ðO 1 O 2 Þ for a time interval equal to the input-output delay d I1 of the inverter I1. The duration of the interval d I1 can be adjusted to the required value by properly sizing the inverter I1, in order to make it long enough to allow the alarm indication to propagate up to the outputs Z 1 Z 2 of the error indicator in Fig. 3 . Therefore, assuming the presence of a (01) or (10) on ðO 1 O 2 Þ as the occurrence of a no alarm message, and that of a (00) or (11) as an alarm indication, this circuit can be used to detect online late transitions of S i due to NBTI, to inhibit the sampling of incorrect data by the output flip-flop FF i2 .
It should be noticed that, due to the delay of the inverter I1 (Fig. 4) , the effective monitoring time interval is slightly larger than the time interval during which TWC ¼ 1. In fact, as depicted in Fig. 5a , if signal S i licitly switches before the rising edge of TWC by a time interval lower than d I1 , then signal C i switches while TWC ¼ 1. In this case, since S i and C i present the same logic value (i.e., S i ¼ C i ¼ 0) while TWC ¼ 1, an incorrect alarm indication is generated by the detector.
To avoid this misbehavior, the delay of the inverter I1 should be taken into account when sizing the time interval during which TWC ¼ 1. Once the monitoring interval T M ¼ Át GB þ t set has been chosen, the time interval during which the signal TWC has to be asserted should be such that
. This way, as easily derived from Fig. 5b , only illicit S i transitions occurring during T M will make S i and C i produce an alarm indication. As an example, TWC can be generated by utilizing the circuit proposed in [7] that is able to generate a pulse with a programmable width.
Error Indicator
The error indicator block consists of an n þ 1 variable tworail code checker, which can be implemented by means of the low-cost high-speed two-rail code checker presented in [18] . It gathers the alarm indications O i1 O i2 ði ¼ 1::nÞ produced by n transition detectors deployed throughout the chip, as shown in Fig. 6 . The outputs of EI (Z 1 and Z 2 ) are feedbacked to its inputs. This way, if at least one of the transition detectors generates an alarm message (i.e., O i1 O i2 ¼ 00 or 11), the error indicator produces an alarm indication Z 1 Z 2 ¼ 00 or 11, which is maintained till the assertion of the reset signal Res. This signal is generated at the system level and is asserted after the activation of the clock adjustment procedure, as will be described in the following section. It is worth noticing that the nMOS (pMOS) transistor driven by the Res (Res') signal must be dominant over the pull-up (pull-down) network driving the output of the (n+1)-variable TRC.
LAP Recovery Phase
As introduced in the Section 2, upon the detection of a late S i transition and the generation of an alarm message at the output of EI, a masking procedure based on in-field clock adjustment is activated to guarantee the sampling of correct values by the data path output flip-flops. Let us describe in details the proposed masking procedure.
As previously discussed, our LAP monitoring scheme initially detects late transitions of S i occurring during a monitoring time interval T M ¼ t set þ Át G . Once the value of Át GB is selected (as described in Section 3.1), the period T CK-I of the clock at which the monitored circuit runs at the beginning of the chip operation ( Fig. 7a) is chosen according to the following expression:
If no late transition of S i occurs, no alarm indication is produced by our LAP monitoring scheme, and no masking procedure needs to be activated. Instead, once S i presents its first transition within T M (time instant denoted as t AL in Fig. 7b ), our LAP scheme produces an alarm message, upon which no masking procedure needs to be immediately activated. In fact, after t AL , the performance of the combinational block C i will continue to degrade due to NBTI. However, as long as the delayed transitions fall within Át GB , the flip-flop FF i2 (Fig. 2 ) will continue to sample the correct value of S i , so that the system will keep on working properly. We can estimate the time interval (t INC ) from the occurrence of the alarm message (denoted by t AL ) during which a delayed transition of S i will fall within the guardband Át GB by employing the model in [6] .
Based on such an estimation, the time instant t ¼ t AL þ t INC (Fig. 7c ) at which the proposed system level masking procedure should be activated can be derived. Such a masking procedure consists of changing the clock period from T CK-I to T CK-II , where T CK-II is
After increasing the clock period, a reset signal Res is activated to restore a no alarm indication at the output of the EI block (Fig. 6) .
The procedure described above is iterated each time a successive alarm indication is received, for a maximum of M times. After the receipt of the ith alarm indication, the T CK-i is
while the value of M is given by
where pd represents the circuit performance degradation after its whole lifetime (here considered to be 10 years) estimated by the model in [6] . It is worth noting that, if after the ith increment of the clock period, it is T CK-i > T CK-worst (where T CK-worst is the clock period guaranteeing the system correct operation in case of worst case NBTI degradation during the whole circuit lifetime), our masking procedure sets T CK-i ¼ T CK-worst in order to avoid unnecessary performance loss.
LAP Monitoring Scheme Implementation and Verification
We have implemented our proposed LAP monitoring scheme in Fig. 3 , with the transition detector circuit in Fig. 4 , and the EI scheme in Fig. 6 (Fig. 11) , they have been implemented as a cascade of two minimum sized standard latches in a master-slave fashion. For these flip-flops, we obtained t set ¼ 15 ps. The guardband Át GB has been chosen equal to Át GB ¼ 30 ps. As an example, we have considered the case of 32 transition monitors. The behavior of our proposed LAP monitoring scheme (including the pulse generation circuit) has been verified by means of Monte Carlo electrical simulations, performed considering PVT variations (with uniform distribution) up to 20 percent. Fig. 8 shows the obtained simulation results. As an example, we have simulated the case in which the outputs O 51 and O 52 of the transition detector #5 present an indication of late transition, while all other 31 detectors provide no late transition indications. Particularly, two situations are represented: no late transition when TWC ¼ 1 at time t 1 ; a late transition due to NBTI occurring at time t 2 , while TWC ¼ 1.
In the first case, EI provides a no alarm indication ðZ 1 Z 2 ¼ 01Þ, while, in the second case, the outputs of EI present the alarm indication Z 1 Z 2 ¼ 00 till the activation of Res at time t 3 .
Robustness to NBTI Effects
The NBTI phenomenon described before may degrade also the performance of our proposed LAP monitoring scheme. In this section, we prove that, similarly to the sensors in [4] , [8] , [7] , our LAP approach keeps on detecting correctly late transitions of the signal S i , even though it is itself affected by NBTI degradation.
We evaluated the increase of the absolute value of the pMOS threshold voltage ðÁV th Þ due to NBTI degradation by utilizing the model presented in [6] . Such a model allows us to estimate the voltage shift ÁV th due to NBTI after a given period of time Át of chip operation (or chip lifetime). Besides the value of the electric field and the junction temperature, the value of ÁV th depends on the parameter ¼ t on =Át [6] , where t on is the total time in which the considered pMOS is under a stress condition (i.e., conductive). It is 0 1, where ¼ 0 if the considered pMOS transistor is always off, while ¼ 1 if it is always on.
As described in [6] , for specific and constant environmental conditions, such as operating voltage and temperature, ÁV th can be accurately expressed as a function of the time Át of chip operation, and of the parameter introduced above. The value of for each pMOS transistor composing our scheme has been estimated as follows:
1. The pMOS transistors of transfer gates TG 1 and TG 2 in Fig. 4 are conductive only during the monitoring interval T M of each clock cycle, so that for these transistors it is ¼ T M =T CK ¼ 45 ps=333 ps ¼ 0:13. 2. The pMOS transistors composing the circuit generating TWC are conductive for half of the clock cycle, so that for these transistors it is ¼ T CK =2T CK ¼ 1=2. 3. The pMOS transistors of the inverter I1 in Fig. 4a and of the error indicator in Fig. 6 are conductive for a time period that depends on the input statistics. Considering a signal S i switching activity equal to 50 percent, we obtain ¼ t on =Át ¼ 0:5. The respective threshold voltage shifts of the pMOS transistors have been estimated by means of the model in [6] considering Át ¼ 10 years and the values of estimated in cases 1, 2, and 3 above. The derived voltage shifts ÁV th1 ; ÁV th2 , and ÁV th3 have been utilized to build three different device models, allowing us to simulate each pMOS transistor of our proposed LAP monitoring scheme with the proper NBTI degradation. Apart from these customized device models, the simulation set up is the same as that described in the previous section. Fig. 9 shows the simulation results obtained in case of no transition of S 5 occurring during T M . We can observe that no alarm indication is generated at the outputs of the error indicator ðZ 1 and Z 2 Þ, thus verifying the correct operation of our monitor, despite its NBTI degradation.
Similarly, Fig. 10 shows the simulation results obtained in case of late transitions of S 5 , that is in case of transitions occurring during the monitoring time interval T M . We can observe that, also in this case, the monitoring scheme behaves properly: an alarm indication is generated at the outputs of EI ðZ 1 and Z 2 Þ, which is maintained till the assertion of the reset signal Res. Thus, we can state that our degraded monitors keep on detecting correctly late transitions due to NBTI of the monitored signals.
From a qualitative point of view, the robustness of our LAP monitoring scheme to the aging effects of NBTI can be explained by analyzing the internal structure of the transition detector in Fig. 4 . During circuit operation, NBTI degrades the pMOS composing: 1) the transfer gates TG1 and TG2; 2) the inverter I1; 3) the circuit generating TWC.
As for the pMOS transistors in 1, they are each connected in parallel with an nMOS transistor that does not exhibit any NBTI degradation. Therefore, TG 1 and TG 2 continue to work properly even in case of NBTI, and consequently our LAP monitoring scheme is not affected by the NBTI degradation of the pMOS in 1.
As for the pMOS in 2, its degradation causes an 8.9 percent increase in the propagation delay of the 0 ! 1 transitions of inverter I1. This produces only a longer duration of the alarm indication on O 1 O 2 ¼ 00 if an illegal S i 1 ! 0 transition occurs while TWC ¼ 1. Therefore, also in this case, the correct operation of our LAP monitoring scheme is not compromised.
Finally, as for pMOS transistors in 3, their NBTI degradation do not affect the operation of the circuit generating TWC, since it is resilient by design to the aging effects produced by NBTI [7] .
PROPOSED HIGH PERFORMANCE APPROACH
An alternative solution to the LAP approach described in the previous section is here introduced. It is denoted as High Performance approach, since it exhibits a lower impact on system performance compared to our LAP scheme and to other aging sensors proposed in literature [4], [5] , [7] , [13] . This is achieved at the cost of an increase in area overhead and power consumption.
Analogously to the LAP approach, our HP approach consists of two successive phases, namely a monitoring phase followed by a recovery phase. However, differently from the LAP approach, during the monitoring phase, the HP monitoring scheme is also able to correct possible errors at the output of the monitored data paths, thus allowing to reduce the impact on performance of the following recovery procedure, as described in details in the next sections.
HP Monitoring Phase
Our proposed HP monitoring scheme is inserted in the monitored data paths as shown in Fig. 11 . Analogously to the LAP scheme, the HP scheme checks the signals S i ði ¼ 1::nÞ for possible transitions during a proper monitoring time interval denoted by T M-COR , which is determined by the time window control signal TWC. However, the monitoring time interval T M-COR is narrower than that ðT M Þ used for our LAP scheme. Particularly, it is T M-COR ¼ t set , where t set is the setup time of the flip-flop FF i2 (assuming for simplicity t seti ¼ t set 8i ¼ 1::n).
If a delayed transition of S i occurs during T MÀCOR , the flip-flop FF i2 will likely sample an incorrect value. Therefore, differently from the LAP approach, our HP scheme must be able to correct the logic value of the output Q i2 provided by FF i2 . This is achieved by providing the correct logic value on signal Q iC ði ¼ 1::nÞ, which is then shortcircuited to the respective Q i2 signal, as shown in Fig. 11 . Our HP scheme must be able to force the correct logic value on Q iC Q i2 till the next sampling instant of FF i2 , that is for a time interval equal to (Fig. 11 )
which corresponds to the time interval during which TWC ¼ 0.
The internal block structure of the proposed HP monitoring scheme is shown in Fig 12. For each monitored signal S i ði ¼ 1::nÞ, the HP monitoring scheme consists of two component blocks: a transition detector, and a correction block. (Fig. 12 ) producing signal Q iC as output. Q iC is then short-circuited to the output Q i2 of the flip-flop FF i2 .
Each
In case of no late transition at the input S i of FF i2 , the voltage value provided by FF i2 on output Q i2 is correct and must not be altered by the correction block. This can be obtained by leaving the node Q iC in a high impedance state, thus acting only as an extra load connected to Q i2 .
Instead, in case of a S i late transition, the voltage value sampled by FF i2 and provided as output on node Q i2 is incorrect. The correction block should give on node Q iC the (correct) logic value that FF i2 should have sampled in case of a late transition of S i . Since the node Q iC is short-circuited to the FF i2 output node Q i2 , an electrical conflict may originate. In this case, in order to perform correction properly, the correction block should win the electrical conflict and force the node Q i2 to the correct value.
Analogously to the LAP case, the outputs produced by the n transition detectors are gathered by an error indicator EI, which produces an alarm indication on its outputs Z 1 and Z 2 (i.e., Z 1 Z 2 ¼ 00, or 11) in case of a late transition of at least one signal S i . The alarm is maintained active till the assertion of the reset signal Res.
We can notice that our HP scheme requires an initial monitoring interval T M-COR ¼ t set which, differently from that required by the LAP monitoring scheme (i.e., T M ¼ t set þ Át GB ) does not impact system performance. However, since the combinational block C i will progressively degrade in time due to NBTI, transitions on S i will be increasingly delayed. Eventually, transitions on S i will become delayed by more than T M-COR ¼ t set , and our scheme will be no longer able to perform correction. To avoid this to occur, upon the detection of a late S i transition and the generation of an alarm at the output of EI, a masking procedure based on in-field clock adjustment could be activated to guarantee the generation of correct values at the outputs of the data path output flip-flops. 
Transition Detector and Error Indicator
The internal structure of our transition detector is shown in Fig. 13a . It is similar to that of our monitoring circuit presented in Section 2 (Fig. 4) , but for two main differences: 1) the control signal TWC is now equal to 1 only during T M-COR ¼ t set (Fig. 13b) , as discussed in the previous Section; 2) the delay element D1 now presents an inverting delay d 1 that should be equal to T M-COR ¼ t set . To satisfy condition 1, we can generate the signal TWC by means of the circuit in [7] that provides a pulse of programmable width. This way, after determining the variation in the nominal value of t set due to process parameter variations (which, as an example, may be derived from the measurements performed by ring oscillators of the kind in [20] , that are usually integrated on-die to measure parameter variations), the TWC signal generator can be calibrated in order to make TWC ¼ 1 only during the actual t set of the flipflops of fabricated chips.
Apart from the two above-mentioned differences, the behavior of the transition detector is analogous to that described in Section 3.1.1: it provides a two-rail codeword on O 1 and O 2 only if S i is stable during T M-COR (that is, while TWC ¼ 1), while it produces a two-rail noncodeword if S i switches during T M-COR (Fig. 13a) . The two-rail noncodeword on O 1 and O 2 is maintained till the following clock period, when TWC switches again to 1 and the transfer gates become conductive. Particularly, since it is d 1 ¼ t set , signals O 1 and O 2 give a two-rail noncodeword for a time interval equal to
which corresponds to the time interval t force required by the correction block to force the output Q i2 at the correct logic values (Fig. 11) . It is worth noticing that, since D1 is an inverting delay, in case of late transitions on S i , it is ðO 1 O 2 Þ ¼ ð11Þ if S i switches from 0 to 1, and ðO 1 O 2 Þ ¼ ð00Þ, if S i switches from 1 to 0. Therefore, the logic value present on both O 1 O 2 is the same as the one the flip-flop FF i2 would have produced in case of correct sampling of S i . This property will be exploited by the correction block to perform correction. Finally, as for EI, the same structure and implementation as described in Section 3.1.2 has been considered.
Correction Block
The correction block must force the logic value at the output Q i2 of flip-flop FF i2 (Fig. 11) for a time interval equal to t force ¼ T CK À t set , during which it is TWC = 0. A possible implementation is shown in Fig. 14 . It consists of a C-element that receives as inputs the signals O 1R and O 2R (which are the inverted versions of O 1 and O 2 ), and produces Q C as output, which is connected to Q i2 (Fig. 12) . In order to work properly, our correction block requires, as unique design constraint, that the series of pMOS and nMOS of the C-element are dominant over the transistors of FF i2 driving the output Q i2 .
The As for the output C-element, it is conductive only if its two inputs (O 1R and O 2R in Fig. 14) present the same logic value. Otherwise the output of the C-element (Q C ) is left in a high impedance state. This way, during the time interval t force , the output Q C of the C-element is left in a high impedance state if O 1 and O 2 are two-rail encoded, while it is
and O 2 are non two-rail encoded because of a late transition of S i . In the former case, no correction is needed, and the logic value at Q i2 is imposed by FF i2 , while in the latter case, the C-element forces the output Q i2 of FF i2 to assume the correct logic value present on Q C .
HP Recovery Phase
Similarly to our LAP approach, upon the detection of a late S i transition and the generation of an alarm message at the outputs Z 1 Z 2 of the error indicator EI, a masking procedure based on in-field clock adjustment is activated, in order to guarantee the generation of correct values at the outputs of the monitored data paths. Let us describe in details the proposed recovery procedure for the HP approach.
As previously discussed, our HP monitoring scheme initially detects late transitions of S i occurring during a monitoring time interval T M-COR ¼ t set . Thus, as shown in Fig. 15a , the initial clock period T CK-I is given by
In the represented case, no late transition of S i occurs, and no alarm indication is produced by our HP monitoring scheme. Therefore, no masking procedure is activated. By comparing (9) and (3), we can observe that our HP approach allows us to reduce by Át GB the value of the initial T CK-I with respect to our LAP approach. Fig. 15b represents the time instant, denoted by t AL , in which S i presents the first transition within T M-COR due to NBTI degradation. At this time instant, our HP scheme produces an alarm message on Z 1 Z 2 , that will be used to activate a masking procedure at system level. In particular, after t AL the performance of the combinational block C i will continue to degrade in time due to NBTI, but as long as the delayed transitions fall within T M-COR , our approach continues to force the output of flip-flop FF i2 (Fig. 12) to assume the correct logic value, so that the system will keep on working properly.
By means of the model in [6] , we estimate the time interval t INC from the alarm message occurrence (at t AL ), during which a delayed transition of signal S i falls within t set . Then, as shown in Fig. 15c , at time t ¼ t AL þ t INC our approach activates the masking procedure (at the system level) that commutes the clock period from T CK-I to T CK-II , where T CK-II ¼ T CK-I þ Át GB . The guardband Át GB can be chosen using the same criteria as for our LAP approach to preserve the FF i2 correct sampling. The clock period T CK-II is therefore
After the commutation to clock period T CK-II , a reset signal Res is activated to restore a no alarm indication at the output of EI. Again, by comparing (10) and (4), we can observe that our HP approach allows a reduction of Át GB on the value of the increased T CK-II , with respect to our LAP approach. Similarly to our LAP approach, the recovery procedure of our HP approach described above is repeated each time a successive alarm indication is generated. Thus, after the generation of the ith alarm indication, T CK-i will be
ð11Þ By comparing (11) and (5), we can observe that also after the ith increment of the clock cycle, our HP approach allows a reduction of Át GB on the value of the increased T CK-i , with respect to our LAP approach.
The recovery procedure of our HP approach is repeated till a maximum of M times given by
where the symbols are the same as those in (6) . If after the ith increment of clock period, it is T CK-i > T CK-worst (where T CK-worst is the clock period guaranteeing the system correct operation in case of worst case NBTI degradation during the whole circuit lifetime), our masking procedure sets T CK-i ¼ T CK-worst in order to avoid unnecessary performance degradations.
HP Monitoring Scheme Implementation and Verification
We implemented our proposed HP monitoring scheme by means of the same 45 nm CMOS technology as for the LAP scheme, with V dd ¼ 1 V and clock frequency of 3 GHz. In particular, we designed the transition detector shown in Fig. 13a , the correction block represented in Fig. 14 , and the pulse generation circuit proposed in [7] to generate the TWC signal, considering the following transistor aspect ratios: 1) ðW=LÞ ¼ 1ðW=L ¼ 2Þ, for the nMOS (pMOS) transistors of TG 1 ; TG 2 ; TG 3 ; TG 4 ; IR 1 and IR 2 ; 2) ðW=LÞ ¼ 4ðW =L ¼ 10) for the nMOS (pMOS) transistors of the C-element. As for the flip-flops FF i1 and FF i2 (Fig. 11) , they have been implemented in a master-slave fashion (as described in Section 3.3) and feature a setup time t set ¼ 15 ps. As for the delay element D1 of the transition monitor, it has been implemented by means of a programmable delay element of the kind in [21] , in order to set its delay d1 equal to t set of FF i2 . The behavior of our HP monitoring scheme has been verified by means of Monte Carlo electrical simulations, performed considering PVT variations (with uniform distribution) up to 20 percent. Fig. 16 shows the simulation results obtained for the case of no late transition of S i . We can observe that, as expected, the transition detector always gives two-railed encoded outputs O 1 and O 2 . In this case, the output of our correction block is left in a high impedance state and the output Q i2 is driven to the correct logic value by flip-flop FF i2 . Instead, Fig. 17 depicts the results of the Monte Carlo simulations regarding to the case of late S i transitions occurring at time instants t 1 and t 4 (while TWC ¼ 1). As expected, the transition detector produces equal logic values on O 1 and O 2 , which are maintained till TWC ¼ 0 (instant t 6 ). As for the output signal Q i2 , the figure reports the waveforms obtained with our proposed HP monitoring scheme (solid line), and without it (dashed line). It can be seen that, without any correction (dashed line), late transitions of S i due to NBTI occurring at times t 1 and t 4 are incorrectly sampled by FF i2 , and wrong logic values are produced on Q i2 during the time intervals Át I ¼ t 3 À t 2 and
When our HP monitoring scheme is employed (solid line), we can observe that Q i2 presents the correct logic vales during both the time intervals Át I and Át II , since our scheme forces Q i2 to assume the correct logic value in case of late transitions of S i . As can be noted, Q i2 does not exhibit a full swing transition. This is because an electrical conflict arises between the pMOS transistors of the C-element of our correction block (Fig. 12) and the nMOS transistor of the output of flip-flop FF i2 , which has sampled an incorrect logic value. However, we have verified that the voltage values reached by Q i2 are very close to V dd and ground and are correctly recognized as high and low logic values.
Robustness to NBTI Effects
We have verified that our proposed HP monitoring scheme keeps on working properly even when degraded by NBTI, that is, it keeps on properly detecting late S i transitions and correcting the value provided by FF i2 .
As described in Section 3.4 for the LAP monitoring scheme, the increase in the absolute value of the pMOS threshold voltage ðÁV th Þ due to NBTI degradation has been evaluated by means of the model presented in [6] . The value of the parameter accounting for the time interval during which each pMOS transistor composing our HP monitoring scheme is under a stress condition has been estimated as follows:
1. The pMOS transistors of the transfer gates TG 1 and TG 2 in Fig. 13 are conductive only during the interval T M-COR of each clock cycle. For these transistors it is ¼ T M-COR =T CK ¼ 15 ps=333 ps ¼ 0:045. 2. The pMOS transistors of the transfer gates TG 3 and TG 4 in Fig. 14 conduce only in the time interval during which TWC = 0, so that, in every clock cycle, they are conductive for a time interval T CK À T M-COR ¼ t force (Fig. 11) . Therefore, for these transistors it is ¼ t force =T CK ¼ 318 ps=333 ps ¼ 0:954. 3. The pMOS transistors composing the circuit generating TWC are conductive for half the clock cycle. For these transistors it is: ¼ T CK =2T CK ¼ 1=2. 4. The pMOS transistors in the delay element D1 (Fig. 13) , the inverters IR 1 and IR 2 (Fig. 14) , and the C-element (Fig. 14) conduce for a time interval depending on the input statistics. By considering a signal S i switching activity equal to 50 percent, we obtain ¼ t on =Át ¼ 0:5. The previous values of the parameter have been used to evaluate the threshold voltage shift of the pMOS transistors composing our HP monitoring scheme and the monitored data path, considering a circuit lifetime of 10 years. Finally, a proper device model accounting for the correct threshold voltage degradation has been created for each pMOS transistor of our correcting scheme.
In Fig. 18 we present the simulation results obtained when the monitored signal S i switches correctly before the interval T MÀCOR (at time instants t 1 and t 3 ). As can be seen, the correct value is provided on output Q i2 and, as expected, our HP monitoring scheme keeps on correctly operating, despite its being affected by NBTI.
Instead, Fig. 19 presents the simulation results in case of signal S i late rising (at the time instant t 1 ), and falling (at the time instant t 4 ) transitions. As in the previous section, we report the output signal Q i2 obtained with our HP monitoring scheme (solid line waveform), and without it (dashed line waveform). When no correction is performed, a wrong Q i2 value is produced during the clock period after the clock sampling edges occurring at instants t 1 (wrong low value) and t 4 (wrong high value).
In case of our HP monitoring scheme, instead, the logic value on node Q i2 is forced to assume the correct value but, as in the previous section with no NBTI degradation, the commutation on Q i2 is not a full swing transition. However, we have verified that the voltage values on Q i2 are still very close to V dd and ground, and are recognized as correct logic values by fan-out gates. Therefore, our degraded scheme keeps on working properly also in case of late transitions of S i due to NBTI.
The robustness of our HP monitoring scheme to NBTI effects can be qualitatively assessed by observing the circuits in Figs. 13a and 14 . As previously stated, during the circuit operation time, NBTI causes the degradation of the pMOS transistors composing:
1. the transfer gates TG 1 ; TG 2 ; TG 3 , and TG 4 ; 2. the delay element D1, 3. the inverters IR 1 and IR 2 ; 4. the C-element; and 5. the circuit generating TWC. As for the pMOS transistors in 1, the same considerations as for the LAP monitoring scheme hold true, and their NBTI degradation does not affect the correct operation of our HP monitoring scheme.
As for the pMOS in 2, we have verified that when they are degraded, the consequent increase of delay d1 of the block D1 is approximately equal to that of the setup time t set of the flip-flops connected to our HP scheme, which also degrade due to NBTI. Therefore, the required condition d1 ¼ t set is still approximately satisfied, and the correct operation of our HP monitoring scheme is not impacted by NBTI degradation of the pMOS in 2.
The degradation of pMOS transistors in 3 causes an 8.9 percent increase of the propagation delay of inverters IR 1 and IR 2 in case of 0 ! 1 transitions. However, since their outputs are given to the C-element only after the following falling edge of TWC, an increase in their propagation delay does not affect the correct operation of our HP scheme.
As for the pMOS transistors in 4, they must force the output of the flip-flop at which our scheme is connected to assume the correct logic value. NBTI weakens these transistors over time, thus increasing the correction time. However, they have been sized in order to allow proper correction, even for worst case NBTI degradation.
Finally, the degradation of pMOS transistors in 5 does not affect the operation of the circuit generating TWC, since it is resilient by design to the aging effects produced by NBTI [7] .
COST EVALUATION AND COMPARISON
We have evaluated the costs of both our proposed LAP and HP NBTI monitoring schemes in terms of area overhead, power consumption, and impact on system performance, and we have compared them to those of the aging sensors recently published in [4] , [8] , [7] , [13] . Electrical simulations of all compared solutions have been performed considering a standard 45 nm CMOS technology [19], a power supply V dd ¼ 1 V, and a clock frequency of 3 GHz. All solutions have been implemented assuming the minimum transistor sizes making them work properly. As for the solution in [8] , we have not included the cost of the circuitry required to generate its control signal, since it was not specified, while we have considered the circuitry employed to generate the TWC signal in our LAP and HP schemes, and the control signals in the solutions [4] , [7] , [13] .
Area Overhead and Power Consumption
For the purpose of comparison, we have evaluated the costs of all compared monitoring schemes for the case of a single monitored signal. Area overhead has been roughly estimated in terms of squares, while the power consumption has been assessed as the average power consumed by each solution, considering the monitored signal with no late transition and with a switching activity of 25 percent. The static power consumption due to leakage has been accounted as well. Additionally, the signal identifying the monitoring time interval has been generated as described in [7] for all compared schemes. Table 1 reports the area and power costs, as well as the relative variations of the compared solutions over our LAP and HP monitoring schemes (Á ¼ 100 Á ( [4] , [8] , [7] , [13] ÀourÞ=our). As can be seen, our LAP scheme presents the lowest area and power consumption. Compared to it, the alternative solutions in [4] , [8] , [7] , [13] , which induce the same impact on performance (as clarified in the next section), exhibit an increase in area ranging from þ13:8 percent of the solution in [7] to þ48:3 percent of the scheme in [13] , and a power consumption increment ranging from þ4:9 percent of the solution in [13] to þ25 percent of the scheme in [8] .
As for the proposed HP monitoring scheme, it requires the highest area among the considered solutions, while its power consumption is comparable. This cost increase is counterbalanced by a reduction in the impact on performance, as clarified in the next section. As previously mentioned, the value of power consumption reported in Table 1 has been estimated considering a single monitored signal with no late transition. In this regard, it is worth reminding that, if correction is required (i.e., in case of a late transition), an electrical conflicts is originated between our HP scheme, which forces the correct output value, and its connected flip-flop. In this case, the power consumption rises up to 35 W. However, according to the HP recovery phase presented in Section 4.2, the output of the flip-flop needs to be corrected only during short time intervals. Therefore, being the correction a rare event, we can expect that the actual average power consumed by our HP scheme is slightly higher than reported in Table 1 .
Let us now evaluate the absolute area overhead (AO) of our proposed LAP and HP approaches, in case of n critical data paths to be monitored. For both approaches, AO is given by the sum of the area of each monitoring scheme (reported in Table 1 and hereafter denoted by A mon-LAP or A mon-HP , respectively) and the area of the n-input error indicator (denoted by A n-in-EI ) gathering the outputs of the n monitors. Therefore, the AO of our LAP and HP approaches, expressed in squares (Sq) as an estimate, is given by
Finally, we have analyzed the area required by all EIs in the chip and the area of the routing resources as a function of the number of transition detectors connected to a single error indicator. As an example, for this analysis we have considered the case of 256 transition detectors distributed symmetrically throughout the chip. Fig. 20 reports the area required by all EIs and routing resources as a function of the number of transition detectors per EI (i.e., number of inputs of the EIs), normalized with respect to the cases with the lowest EI and routing area. As can be observed, the area required by all EIs in the chip decreases, while the area of the routing resources increases, with the number of transition detectors connected to each EI. The total area overhead presents a minimum when eight transition detectors are connected to each EI. Of course, the existing tradeoff between the area of all EIs and the routing area depends on circuit functionality and layout and could be estimated during the design phase.
Impact on Performance
We have evaluated the impact on system performance of our LAP and HP monitoring schemes, and we have compared it to that of the solutions in [4] , [7] , [8] , [13] . The maximum operating frequency allowed by each considered scheme has been evaluated as a function of the circuit lifetime considering, as realistic assumption, a maximum circuit lifetime of 10 years [6] .
As an example, we have considered a critical data path C i (in Fig. 1 ) composed by 29 min-sized inverters, and flip-flops FF i1 and FF i2 implemented as described in the previous sections. For the considered 45 nm CMOS technology, such a data path implementation has allowed an initial (i.e., without performance degradation of the block C i due to NBTI) maximum operating frequency of 3.44 GHz.
We have connected our LAP and HP monitoring schemes to the input of FF i2 and applied the masking procedures described in Sections 3.2 and 4.2, respectively, to evaluate the maximum operating frequency as a function of circuit lifetime. For the schemes in [4] , [8] , [7] , [13] we have applied the same masking procedure as developed for our LAP scheme and carried out the same evaluation. For all the compared solutions, we have considered six different values for the guardband Át GB . Of course, the introduction of the monitoring circuits increases the capacitive load of the circuit, causing a slight increase in the monitored signal propagation delay. This additional delay is approximately the same for all compared solutions, and we have verified that it is in the order of only 3 percent of the initial system clock cycle (3.44 GHz). Fig. 21 shows the maximum operating frequency allowed by the compared schemes as a function of circuit lifetime, for the cases of: (a) Át GB ¼ 35 ps, (b) Át GB ¼ 30 ps, (c) Át GB ¼ 25 ps, (d) Át GB ¼ 20 ps, (e) Át GB ¼ 15 ps, and (f) Át GB ¼ 10 ps. It is also shown the operating frequency guaranteeing the system correct operation in the presence of worst case NBTI degradation during the whole circuit lifetime (reported as worst case). We can observe that, for all considered cases and for the entire circuit lifetime, our LAP scheme features the same impact on performance as the solutions in [4] , [8] , [7] , [13] .
On the other hand, during the early stage of the circuit lifetime, our HP monitoring scheme features the highest operation frequency, with relative improvements over our LAP scheme and those in [4] , [8] , [7] , [13] ranging from 15 to 7 percent, depending on the Át GB value.
Additionally, from Figs. 21a, 21b, 21c, 21d, 21e, and 21f it can be observed that, the higher the value chosen for Át GB , the larger the improvement in maximum operation frequency allowed by our HP scheme over the other solutions during the early stage of circuit lifetime. We can also note that, for Át GB > 15 ps (Figs. 21a, 21b, 21c, and 21d) , there are time intervals during which the maximum operating frequencies allowed by our HP and LAP schemes and those in [4] , [8] , [7] , [13] coincide. Instead, for Át GB 15 ps (Figs. 21e and 21f) , our HP scheme allows always a higher maximum operating frequency. In this latter case, we observed that our HP scheme exhibits a relative increase in the maximum operation frequency ranging from 8 to 6 percent over the other compared solutions.
Finally, we can observe that, during the early stage of the circuit lifetime, our HP and LAP schemes, as well as the solutions in [4] , [8] , [7] , [13] allow a considerable increase in the operating frequency compared to the worst case in Fig. 21 , where the circuit operates from the beginning with a clock period increased by the maximum NBTI degradation expected for its entire lifetime. We have proposed two monitoring and masking approaches, denoted as LAP and HP, which are able to detect late transitions due to NBTI degradation in the combinational part of critical data paths and guarantee the correctness of the provided output data by properly adapting the clock frequency. We have shown that, compared to recently proposed alternative solutions, our LAP approach requires lower area overhead and lower, or comparable, power consumption, while featuring the same impact on system performance. As for our HP approach, it allows to reduce the impact on system performance, at the cost of a limited increase in area and power consumption. Therefore, between the proposed approaches, the better solution for any considered application could be devised based on area, power, and impact on performance constraints. Fig. 21 . Maximum operating frequency allowed by our LAP and HP schemes and by the solutions in [4] , [8] , [7] , [13] . For more information on this or any other computing topic, please visit our Digital Library at www.computer.org/publications/dlib.
